

CIRCUIT CONFIGURATION FOR REGENERATING CLOCK SIGNALSBackground of the Invention:Field of the Invention:

- 5 The invention relates to a circuit configuration for the regeneration of clock signals. It is used in particular in CMOS circuits with high-frequency clock signals in the gigahertz range.

10 Clock signals having very high frequencies are increasingly required in integrated circuits and other applications. By way of example, the frequencies of the clock signals lie in the region of 3 gigahertz in complex CMOS circuits. In order to realize such high-frequency clock frequencies in integrated circuits, it is necessary to transmit the clock signals over  
15 several millimeters to centimeters on the chip with the integrated circuit. However, the line losses on a chip are relatively large. Therefore, it is necessary to regularly regenerate the clock signals.

Furthermore, distortions of the clock signal occur both in the  
20 amplitude and in the time domain, which can lead to reduced signal-to-noise ratios in the system and thus to problems during the clocking of the logic circuits. By way of example,

CMOS inverters inherently generate pulse distortions, i.e. the HIGH-LOW edge has a different propagation time than the LOW-HIGH edge. Another problem may be that the HIGH or LOW states of a clock signal are too short. It is desirable to eliminate such distortions of the clock signal during the regeneration of the clock signals.

Summary of the Invention:

It is accordingly an object of the invention to provide a circuit configuration for regenerating clock signals that overcomes the hereinafore-mentioned disadvantages of the heretofore-known devices of this general type and that regenerates high-frequency clock signals in integrated circuits and, in the process, of equalizing pulse distortions of the clock signals to the greatest possible extent, in particular of providing regenerated clock signals with a full CMOS swing.

With the foregoing and other objects in view, there is provided, in accordance with the invention, a circuit configuration for regenerating clock signals, including an input differential amplifier, a first and second inverter, and offset compensation circuit. The input differential amplifier generates first and second amplified signals in response to a first and second differential input clock signal. The first and a second inverter are connected to the input differential

amplifier and generate a first and a second differential output clock signal. The offset compensation circuit connects to the first and the second inverters and controls a difference between the two output clock signals to a constant value.

With the objects of the invention in view, there is also provided a further embodiment of a circuit configuration for regenerating clock signals that includes an input differential amplifier, first and second inverters, and a control circuit.

The input differential amplifier generates first and second amplified signals in response to a first and second differential input clock signal. The first and second inverters connect to the input differential amplifier and generate a first and a second differential output clock signal from the first and second amplified signals. The control circuit for drives the two inverters and shifts input pulse shapes of the inverters to an optimum switching point of the inverters.

Accordingly, the invention is distinguished by an input differential amplifier for eliminating clock signal disturbances. The input differential amplifier eliminates, in particular, disturbances resulting from different propagation times or from different HIGH/LOW phases of the positive and negative clock signals. Furthermore, according to the

invention, an offset compensation is performed in a subsequent control loop. The target variable for the control is the output signal of the circuit configuration, provided by two inverters. The controlled variable is the difference between  
5 the two inverter signals, which is controlled to zero. The offset compensation makes it possible to eliminate disturbances caused by a DC voltage offset on the mutually inverted clock signals. Such an offset may be brought about for example as a result of unequal load resistances or  
10 switching transistors.

The solution according to the invention thus provides a regenerated differential clock signal from which disturbances are largely eliminated.

A preferred refinement of the invention provides a control  
15 circuit for driving the two inverters that provide the output clock signal. This control circuit equalizes distortions at the output of the inverters, which are attributable to the fact that the switching thresholds of inverters vary greatly over process tolerances and the ambient temperature. The  
20 level position (i.e. the offset) for the inverter switching point is set precisely by the control circuit. This is achieved by a control voltage provided by a control amplifier of the control circuit. The control voltage superposes an offset voltage on the output signals of the differential

amplifier that generates the drive signals for the two  
inverters. As a result, the input pulse shape for the  
respective inverter can be shifted to the optimum switching  
point of the inverter and an optimum output pulse shape of the  
5 output clock signal can be achieved.

The controlled variable for this further control is obtained  
from the average value of the first and second differential  
output clock signals. The desired value is provided by a  
voltage divider.

10 In an alternative refinement of the invention, the circuit  
configuration according to the invention has, besides the  
input differential amplifier, merely the control circuit for  
driving the two inverters. By contrast, an offset  
compensation circuit is not provided in this refinement.

15 Besides the input differential amplifier, it is thus possible  
to provide the offset compensation circuit and/or the control  
circuit for driving the two inverters.

In a preferred refinement, the control amplifier of the offset  
compensation circuit is an integrator that makes two input  
20 signals available to the differential amplifier of the offset  
compensation circuit. In this case, a high-frequency filter  
may be connected upstream of the input of the integrator,  
nonlinear effects being avoided as a result of the filter. In

the differential amplifier of the offset compensation circuit, an offset voltage is in each case superposed on the two output signals of the differential amplifier preferably by using two controlled currents and at least one resistor. Consequently, 5 the offset of both the positive clock signal and the negative clock signal can be compensated for individually.

The (second) control amplifier of the control circuit for driving the two inverters is also preferably an integrator. The input signals of the second integrator, on the one hand 10 the average value of the first and second differential output clock signals ( $E_p$ ,  $E_n$ ) and on the other hand a desired value, are preferably each provided by a voltage divider circuit.

The output of the second control amplifier is fed to a (third) differential amplifier, which, in response to the first and 15 second amplified offset-compensated signals of the (second) differential amplifier of the offset compensation circuit and the output signal of the second control amplifier, generates first and second drive signals for the first and second inverters. In this case, the control amplifier preferably 20 controls a current source of the third differential amplifier, which current source can provide a current by which an offset voltage is applied to the drive signals for the first and second inverters in order to correct the duty cycle distortion of the first and second inverters.

As an alternative, for the case where a separate control is present for each inverter, two controlled current sources of the third differential amplifier are provided, which in each case apply an individual offset voltage to the drive signals  
5 for the first and second inverters.

Preferably, all of the circuit components are embodied using CMOS technology. The clock frequency is preferably 3 GHz.

Other features that are considered as characteristic for the invention are set forth in the appended claims.

10 Although the invention is illustrated and described herein as embodied in a circuit configuration for regenerating clock signals, it is nevertheless not intended to be limited to the details shown, since various modifications and structural changes may be made therein without departing from the spirit  
15 of the invention and within the scope and range of equivalents of the claims.

The construction and method of operation of the invention, however, together with additional objects and advantages thereof will be best understood from the following description  
20 of specific embodiments when read in connection with the accompanying drawings.

Brief Description of the Drawings:

Fig. 1A is a plot showing an undistorted differential clock signal including a positive signal and a negative signal inverted with respect thereto;

- 5 Fig. 1B is a plot showing a first distorted clock signal provided with an offset;

Fig. 1C is a plot showing a second distorted clock signal, in which one (negative) signal is time-delayed with respect to the other (positive) signal;

- 10 Fig. 1D is a plot showing a third distorted clock signal, in which the HIGH phase of the positive and negative signals is in each case longer than the LOW phase;

- Fig. 1E is a plot showing a greatly distorted clock signal having the distortion illustrated in Fig. 1D to an amplified  
15 extent, as occurs for example after multiply passing through a CMOS inverter;

Fig. 2 is a circuit diagram of an exemplary embodiment of a circuit configuration for regenerating clock signals according to the invention;



Fig. 3 is a block diagram showing a configuration of circuit configurations in accordance with Fig. 2;

Fig. 4 is a circuit diagram showing an exemplary embodiment of a first differential amplifier used in Fig. 2;

5 Fig. 5A is a circuit diagram showing an exemplary embodiment of a second differential amplifier used in Fig. 2;

Fig. 5B is a circuit diagram showing an exemplary embodiment of a third differential amplifier used in Fig. 2;

Fig. 5C is a circuit diagram showing an alternate embodiment  
10 of the differential amplifier of Fig. 5A;

Fig. 6 is a circuit diagram showing a first integrator used in Fig. 2;

Fig. 7 is a circuit diagram showing a second integrator of Fig. 2;

15 Fig. 8 is a circuit diagram showing an inverter of Fig. 2; and

Fig. 9 is a graph showing a characteristic curve, an input pulse shape, and an output pulse shape - mirrored at the characteristic curve - of an inverter in accordance with Fig. 8.

Description of the Preferred Embodiments:

Referring now to the figures of the drawings in detail and first, particularly to Fig. 2 thereof, there is shown the basic components of the circuit for the regeneration of clock signals. Accordingly, the circuit configuration has a first differential amplifier 1, a second differential amplifier 2, a third differential amplifier 3, two inverters In1, In2, two voltage dividers 4, 5, a differential line driver 6, a first integrator 7, and a second integrator 8.

10 The first differential amplifier 1 is an input amplifier and has, as input signal, a first and a second differential input clock signal  $A_p$ ,  $A_n$ , which is fed to the differential amplifier by transmission lines 9, 10. The transmission lines may have wave guiding properties or a simple RC property, as  
15 is present e.g. in the case of relatively short lines on integrated circuits.

The differential amplifier 1 generates a first and a second amplified signal  $B_p$ ,  $B_n$  in response to the first and second differential input clock signals  $A_p$ ,  $A_n$ . The amplified  
20 signals  $B_p$ ,  $B_n$  are fed to the second differential amplifier 2.

The input differential amplifier 1 eliminates disturbances of the clock signal, as are illustrated in Figs. 1C to 1E. Firstly, Fig. 1A illustrates an undistorted, ideal clock

signal including a positive signal P and a negative signal N, which are inverted with respect to one another. The pulse widths T high and T low have the same length. The points of inter-section of the two mutually inverted differential  
5 signals lie at 50 percent of the amplitude.

The clock signal of Fig. 1C exhibits a propagation time shift of the individual clock signals P, N, which is caused by different propagation times on the transmission link of the positive and negative signals. What is present in this case  
10 is not a distortion of the differential signal, but only a distortion of the individual signals P, N. This can lead to problems if a transition is made from the differential signal to two single-ended signals.

Fig. 1D shows a distorted signal in which the HIGH phase of each signal P, N is longer than the LOW phase. In a manner  
15 similar to that in Fig. 1C, here, too, it is not the differential signal but rather only the individual signals that are disturbed.

Fig. 1E shows the same, albeit amplified disturbance, as  
20 usually occurs when multiply passing through CMOS inverters. Although the pulse widths Td\_high and Td\_low with regard to the difference between the signals P, N have the same magnitude, the widths Ts\_low and Ts\_low with regard to the

switching thresholds lying at 50% of the amplitude are different.

The input differential amplifier 1 eliminates disturbances of the clock signal in accordance with Figs. 1C to 1E because the differential signal is not disturbed. The differential amplifier always changes over at the crossover point X of the positive signal P and the negative signal N. With regard to the correction of a propagation time shift (Fig. 1C), it is necessary for this that the delay be shorter than the respective rising or falling edge of the signal, and that the point of intersection X of the differential signals lies in the COMMON-MODE range of the differential amplifier.

An exemplary configuration of the input differential amplifier 1 is illustrated in Fig. 4. Accordingly, the differential amplifier 1 has two field-effect transistors T1, T2, to whose gate terminals the input clock signals Ap, An are applied. The source terminals are interconnected and connected to a current source S1. The drain terminals of the two transistors T1, T2 are respectively connected to a Vdd supply voltage via a resistor R7, R8. Furthermore, the <sup>drain</sup>~~gate~~ terminals of the transistors T1, T2 are connected to outputs at which the first and second amplified signals Bp, Bn are present.

It is pointed out that the illustrated exemplary embodiment of a differential amplifier as well as the exemplary embodiments of other differential amplifiers and integrators below are to be understood merely by way of example. In principle, the  
5 differential amplifiers and integrators can also be realized by other circuits.

Although the amplified output signal  $B_b$ ,  $B_n$  of the first differential amplifier 1 eliminates disturbances of the type described in Figs. 1C to 1E, the differential amplifier 1 may  
10 also be defective. Moreover, there may be an offset on the line that the differential amplifier 1 cannot eliminate. Such an offset is illustrated in Fig. 1D<sup>B</sup>. Unlike in Fig. 1A, which shows an undistorted, ideal signal, a signal with a DC voltage (DC) offset is present in Fig. 1D<sup>B</sup>. Such a DC voltage offset  
15 may occur in the case of so-called current mode level signals (CML) and is caused for example by unequal load resistances or switching transistors. The pulse widths  $T_{high}$  and  $T_{low}$  are shifted on account of the offset. Furthermore, the signal-to-noise ratio decreases and the differential amplitude  
20 decreases, as can be discerned in the clock phase  $T_{high}$ .

*Scr*  
*Re*

In order to eliminate such a distortion, the circuit illustrated in Fig. 2 has an offset compensation circuit section.

In order to explain the offset compensation circuit section, firstly it is pointed out that the differential output clock signal Ep, En of the circuit configuration is provided by two inverters In1, In2. The signals Ep, En are the actual useful  
5 signal for the circuit. The offset compensation circuit then has a control loop whose target variable for the control is the output signal Ep, En downstream of the two inverters. The controlled variable is the difference between the two inverter signals Ep, En. This is intended to be controlled to zero or  
10 to a constant value, since it can then be assumed that the disturbances of Fig. 1B (and also of Figs. 1C to 1E) are no longer present.

The output signals of the two inverters In1, In2 are fed to the first integrator 7 via a high-frequency filter including a  
15 capacitor C4 and two resistors R5, R6. By using the high-frequency filter, which is optional, it is possible to avoid or filter out nonlinear effects as a result of high-frequency over-driving.

An exemplary embodiment of the integrator 7 is illustrated in  
20 Fig. 7. The integrator of Fig. 7 has two input transistors T3, T4, two transistors T5, T6 complementary thereto, two output transistors T7, T8, two current sources S2, S3 and a capacitor C5. The drain terminals of the input transistors T3, T4 are respectively connected to the supply voltage Vdd

via a complementary transistor T5, T6. In addition, the gate terminals of the two complementary transistors T5, T6 are interconnected and connected to the drain terminal of one input transistor T3. The drain terminal of the other input transistor T4 is connected to the capacitor C5. The other terminal of the capacitor C5 is connected to ground.

The circuit functions in such a way that the difference between the output signals  $E_p$ ,  $E_n$  of the two inverters In1, In2 which is present at the input transistors T3, T4 is integrated. The output voltage VC5 is applied via the capacitor C5 to the output transistor T7, whose drain terminal together with the drain terminal of the further transistor T8, whose gate voltage is defined by a reference value  $V_{ref}$ , forms the outputs of the integrator. The source terminals of the output transistors T7, T8 are interconnected and connected to the current source S3.

Two correction currents  $I_{offsp}$  and  $I_{offsn}$  are provided on the output side, which currents are both the inverse of each other and are fed to the second differential amplifier 2. The time constant of the control is set by way of the integrator time constant T2, which is established from the capacitor C5 and the current I2 through the first current source S2.

An exemplary configuration of the second differential amplifier is illustrated in Fig. 5B. Firstly, the differential amplifier of Fig. 5B has a differential amplifier similar to the differential amplifier of Fig. 4 with two input transistors T9, T10 and a current source S4. The drain terminals of the transistors T9, T10 are respectively connected to the voltage Vdd via two resistors R9, R11b and R10, R11a. The outputs of the first integrator 7 are respectively connected to a reference point between the respective resistors R9, R11b; R10, R11a. When a current Ioffsp or Ioffsn flows, a differential DC current is fed into the second differential amplifier 2, which leads to a change in the levels of the differential output Cp, Cn, an offset correction being effected.

15 A further circuit section of the generator circuit of Fig. 2 is realized by a controller for driving the two inverters In1, In2. The inverters In1, In2 are illustrated in Fig. 8. They are customary CMOS inverters with two MOS transistors T17, T18, a <sup>n</sup>p-channel MOS transistor T17 and a <sup>p</sup>n-channel MOS transistor T18, which are of complementary configuration and are connected in series. The transistor T17 is connected to the reference-ground potential GROUND by its source terminal and the transistor T18 is connected to the operating voltage Vdd by its source terminal.

Per



If the input voltage LOW is present at the input node, the transistor T17 turns off and the output is pulled to the operating voltage Vdd. By contrast, if the input voltage at the input node assumes the value HIGH, the upper transistor  
5 T18 turns off and the output is pulled to ground. CMOS inverters of this type are known per se.

The background of the control circuit for driving the two inverters which is explained below is the fact that the switching points of CMOS inverters vary greatly over process  
10 tolerances and temperature. Such an inverter characteristic is illustrated in Fig. 9. A distortion of the output pulse shape 14 results in a manner dependent on the absolute level position of the input signal 13. In this case, the output pulse shape is produced by mirroring the input pulse shape 10  
15 at the characteristic curve 15 of the inverter. In this case, the signal waveforms 14, 14', 14'' of the output pulse shape correspond to the respective characteristic curves 15, 15', 15'' of the inverter (identical broken form), the unbroken input pulse shape being taken as a basis.

20 The desired control is intended to be effected such that the unbroken output pulse shape 14 is always intended to be present. In view of the unavoidable characteristic curve fluctuation, this is achieved in that an offset correction is effected by way of the input pulse shape in order to obtain

the solid output characteristic curve in the event of characteristic curve fluctuations. Examples of correspondingly offset-corrected input pulse shapes are illustrated by broken lines (pulses 13', 13'').

- 5 In other words, the pulse distortion at the output is intended to be minimized by the absolute level position of the input signal or input pulse. The setting of the absolute level position of the input signal for the inverters In1, In2 is effected by a control loop with the second integrator 8
- 10 serving as control amplifier. The controlled variable for the control is obtained from the average value of the two outputs Ep, En of the two inverters In1, In2. The average value is provided by the voltage divider 4 having two resistors R1, R2 and a capacitor C2. In this case, the resistors are connected
- 15 in series between the outputs of the inverters In1, In2. The resistors R1, R2 generally have the same value, at any rate provided that the clock signal is symmetrical as usual. The voltage present between the two resistors R1, R2 is fed to the integrator 8 as an input signal.
- 20 The second input signal for the integrator is likewise provided by a voltage divider 5 with the resistors R3, R4 and a capacitor C2. The voltage divider 5 provides a desired value. The difference between the input signals is integrated by the integrator <sup>8</sup>. The integrator <sup>8</sup> then makes a control
- Jew

voltage  $V_{cmc}$  available to the third differential amplifier 3, which is connected downstream of the second differential amplifier 2 and outputs the drive signals for the two inverters  $In1$ ,  $In2$ .

5 An exemplary embodiment of the first integrator is illustrated in Fig. 6. Accordingly, this integrator, in a manner similar to the integrator 7 of Fig. 7, includes two input transistors  $T11$ ,  $T12$ , two transistors  $T13$ ,  $T14$  complementary thereto, a current source  $S5$  and a capacitor  $C3$ , at which the output  
10 voltage  $V_{cmc}$  is present.

The third differential amplifier 3 is illustrated in Fig. 5A. The output voltage  $V_{cmc}$  of the second integrator serves for controlling a current source  $S6$  of the third differential amplifier. The latter, in a manner similar to the  
15 differential amplifiers described above, furthermore has two input transistors  $T15$ ,  $T16$ , a current source  $S7$  and two resistors  $R9$ ,  $R10$ ,  <sup>$R11$</sup>  a respective one of the resistors  $R9$ ,  $R10$  being connected between the drain terminal of the transistors  $T15$ ,  $T16$  and the <sup>resistor  $R11$</sup>  ~~voltage  $V_{dd}$~~ . The control voltage  $V_{cmc}$   
20 provided by the integrator 8 is then used to provide a current  $I_{cmc}$  that flows to the current source  $S6$  via a resistor  $R11$ . By using the current  $I_{cmc}$  and the resistor  $R11$ , an offset voltage is superposed on the signal voltages  $Dp$ ,  $Dn$  at the outputs of the third differential amplifier 3. As a result,

the input pulse shape in accordance with Fig. 9 can be shifted to the optimum switching point of the inverter and an optimum output pulse shape can be achieved. In this case, on account of the previous circuit measures, it is assumed that the differential signal  $D_p$ ,  $D_n$  has already been set optimally and only the level position, i.e. the offset for the inverter switching point, is to be set.

Usually, it is not necessary to construct a separate control for each inverter  $In_1$ ,  $In_2$ , since the inverters on a chip behave identically. However, if a separate control is included, two integrators are provided and the amplifier is modified as illustrated in Fig. 5C. Accordingly, for each output  $D_p$ ,  $D_n$ , the offset is set separately by a separate current source  $S_8$ ,  $S_9$ , which is respectively controlled by a voltage  $V_{cmcb}$ ,  $V_{cmca}$ . For the rest, the circuit of Fig. 5c corresponds to the circuit of Fig. 5b.

The corrected output signal of the inverters  $In_1$ ,  $In_2$  is fed to a circuit to be supplied. Furthermore, the line driver 6 is constructed as a further differential amplifier, for example. The line driver 6 provides the signal for further transmission on transmission lines 11, 12 to the next circuit section. The output signals of the line driver 6 are identified by  $F_p$ ,  $F_n$ .

A typical application of the regenerator circuit of Fig. 2 is illustrated in Fig. 3. Accordingly, a plurality of regenerator circuits in accordance with Fig. 2 are connected in series. From each regenerator circuit, a regenerated clock signal is in each case transmitted to a circuit to be clocked. 5 Instead of the series circuit shown, a star-shaped configuration is also conceivable, as is usually employed for clock distribution.